youtube facebook twitter  
  Instrument Division
繁體中文 / 简体中文 / English  
Software
    >> Other Home / Software /
 Trigger Function
 Signal Process
 Other
 I2C-SPI Control Center


Multi-stacked Logic Analyzer

(video - Multi-stacked Logic Analyzer Settings)

Many Logic Analyzers with same model can be stacked, so as to increase the channel quantity or memory size.

Figure 1: Multi-stacked setting position.

 

Channel Stacking: LAP-C(322000) + LAP-C(322000) => Channel = 62CH, Memory = 2Mbits

Memory Stacking: LAP-C(32128) + LAP-C(32128) => Channel = 31CH, Memory = 256Kbits

Figure 2: Multi-stacked setting window.

 

 
Copyright ZEROPLUS TECHNOLOGY CO., LTD.