|
| [2013-11-11] |
Protocol Analyzer JTAG 2.0_V1.08.01 Publish |
|
Modify Items： 1. During product comparative experiment, it is found that sometimes the logic analyzer couldn't decode in the JTAG environment established by Altera USB blaster. Before modified: Sometimes the logic analyzer couldn't decode in the JTAG environment established by Altera USB blaster. After modified: The logic analyzer could decode in the JTAG environment established by Altera USB blaster. 【DOWNLOAD】
|
 |
There are five signal lines for JTAG Bus , the content as below : TCK: Synchronous Clock TDI: Input Data TDO: Output Data TMS: State Selection TREST: Reset Machine It is easy for user to clearly see the state of TEST_LOGIC,RUN_TEST,SEL_DR in the JTAG Bus through the display mode of cob , according to the Special Bus Analysis Function of Zeroplus Logic Analyzer, there is no need the action of starting manual decoding according to waveform , it can speed up the speed of products development and save the time of products debug . more ~ |
|
|
|
