You can subscribe our technical e-paper for free ! " Registration here ". If you want to unsubscribe from our mailing list, please " click ", View this e-mail " online ".
" Idle time " & " Bus signal Invalid Area " of the device under test are the big 2 " time killer " to engineers when doing their debugging job.
It’s worthy to spend a few minutes to understand the featured 2 hardware functions followed of " ZEROPLUS - Logic Analyzer ". Thus it help you saving your future uncountable debugging hours !
[ Data Compression ] Efficiently ignore the idle time then exert maximum benefit of limited memory !
A case of signal sampling by oscilloscope that record all the non-transitional “ idle time ” ... How about our Logic Analyzer works... < See more... >
[ Data Filtering ] Filter valid data and analysis only what you want to see !
A case of SPI signal sampling by oscilloscope that record the “ Invalid Area ” when LOW inputs behavior... How about our Logic Analyzer works... < See more... >
Copyright ZEROPLUS TECHNOLOGY CO., LTD. 2F., No.123, Jian 8th Rd., Zhonghe Dist., New Taipei City 23585, Taiwan TEL: 886-2-6620-2225 #221 FAX: 886-2-2223-4362 Service Mail: service_1@zeroplus.com.tw www.zeroplus.com.tw