


Pulse Width Trigger Module



孕龍科技股份有限公司 ZEROPLUS TECHNOLOGY CO., LTD.

23585新北市中和區建八路123號2樓

2F., No.123, Jian 8th Rd., Zhonghe Dist., New Taipei City 23585, Taiwan

Tel: +886-2-6620-2225 Fax: +886-2-2223-4362

Service Mail: service@zeroplus.com.tw

上海市浦东新区张江晨晖路825弄8号101室

电话: +86-21-50155235~6 传真: +86-21-50155235 #607

深圳市宝安82区新湖路华美居商务中心A区C座605室

电话: +86-755-29556305~6 传真: +86-755-29556306 #613

www.zeroplus.com.tw

Copyright © ZEROPLUS TECHNOLOGY CO., LTD. All Rights Reserved. 20140718

Brief Introduction

The additional pulse width trigger module could upgrade logic analyzer pulse width trigger capability.

Accessories

Pulse Width Trigger Module *1
test Cable(7pin) *1
test Cable(2pin) *1
User Guide *1

Specification

- * Power: Supplied by LA (3.3V)
- * Interface: Synchronously transfer the signal through five pins (IOA, IOB, IOC, S_O, OSTM).
- * Input Frequency Range:
12 Hz (83.88608ms) ~ 25M Hz (40ns)
- * Input Range: 0 ~ 3.3V
- * output DC: 3.6V (Max)
- * Size: 5.4 cm x 4.5 cm x 1.8 cm
- * Weight: 5g


孕龍邏輯分析儀軟體V3.03.05以上版本適用
Suit For V3.03.05 Version

Features:


The additional pulse width trigger module could upgrade logic analyzer pulse width trigger capability.

In practice, if a project development needs to control the fade-in or fade-out of lighting in a PWM-like way, then engineers are in a great need of the pulse width trigger module to check the waveform width is in the normal range or not? Whether it is stable? If it is out of the predicted range, the LA will immediately display the waveform status of the trigger position, which helps engineers observe and debug the problems, so the developing time is shortened and the work efficiency is improved.

■ 硬體接線圖 Hardware Wiring Diagram



■ 軟體介面設定 Software Interface Setting



■ 操作步驟 Operating Steps

Pulse Width Trigger Module

☒ Activate Pulse Width Trigger Module

Trigger Condition

☒ High ☐ Low ☐ Cycle

☒ [High Level Waveform Icon] ☐ [Low Level Waveform Icon]

Time Width Setting

~

☒ Range Setting

Allowable Range: Min: 40ns~Max: 83.88608ms

Pin Assignment

Output Signal from Trigger Module(OSTM):

Device Under Test(DUT):

Remark: Logic Analyzer will capture the signal with the length of 80ns in advance, and the Module will not send a Trigger Condition to LA during this time.

OK Cancel Default

STEP 1 : 觸發條件 Trigger Condition

設定使用脈波寬度觸發時的觸發波形狀態，可設定狀態共有
 高準位：以高準位波形寬度進行觸發設定。
 低準位：以低準位波形寬度進行觸發設定。
 完整週期：以取樣波形中的完整波形週期進行觸發設定。

Set the waveform status for the pulse width trigger:
 High Level: Trigger by the high-level waveform width.
 Low Level: Trigger by the low-level waveform width.
 Complete Period: Trigger by the complete waveform period in the waveform to be sampled.

STEP 2 : 時間寬度設定 Time Width Setting

設定觸發條件中的時間資訊，滿足所設置的時間長度時即可達成觸發條件。若勾選範圍設定，則可用區間時間做為觸發條件設定

Set the time width in the trigger condition, the trigger will happen if that time width is satisfied.
 If the "Range Setting" is selected, time width range can be set as the trigger condition.

STEP 3 : 通道設定 Pin Assignment

設定模組連接通道位置，共區分為
 觸發模組輸出信號(OSTM)
 待測信號(DUT)

Set the pin assignment, including:
 Output Signal Trigger Module (OSTM)
 Signal Under Test (DUT)

■ 範例說明 Example

Pulse Width Trigger Module

☒ Activate Pulse Width Trigger Module

Trigger Condition

☒ High ☐ Low ☐ Cycle

☒ [High Level Waveform Icon] ☐ [Low Level Waveform Icon]

Time Width Setting

~

☒ Range Setting

Allowable Range: Min: 40ns~Max: 83.88608ms

Pin Assignment

Output Signal from Trigger Module(OSTM):


Device Under Test(DUT):

Remark: Logic Analyzer will capture the signal with the length of 80ns in advance, and the Module will not send a Trigger Condition to LA during this time.

OK Cancel Default

設定觸發條件為高準位，時間寬度設定已勾選範圍設定，時間參數為 3.5us ~ 4us

Set high level and time width range of 3.5us ~ 4us as the trigger condition.



A0為脈波寬度觸發模組的Output，A1是原本訊號源。
 AO is the output of pulse width trigger module,
 A1 is the original signal channel.